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This thesis presents an overview of the simulation, design, and measurement of state-of-the-art 
Silicon-Germanium Heterojunction Bipolar Transistor (SiGe HBT) variable gain amplifier 
(VGA). The VGA design trade-off space is presented and methods for achieving an optimized 
design are discussed. 
In Chapter 1, we review the importance of VGAs and the benefit of SiGe HBT 
technology in high frequency amplifier design. Chapter 2 introduces VGA design and basic 
theory. A graphical VGA design approach is presented to aid in understanding of the high 
frequency VGA design process. Chapter 3 presents a VGA design optimization method for linear 
VGA design. Simulation result using design technique is highlighted and shown to have good 
performance.  
We demonstrate in this thesis that SiGe HBT VGA has the capability to meet the 
demanding needs for the next generation wireless systems. The aim for the analysis presented 
herein is to provide designers with the fundamentals of designing SiGe HBT VGA through 










A key building block in a wireless communication system is the radio-frequency (RF) front-end. 
The push for increasingly speed, low-cost technologies and compactness requires novelty in 
front-end circuit design. The basic structure of a heterodyne receiver is shown in Figure 1.1. 
Almost in all of wireless communication, a low-noise amplifier (LNA), mixer, variable gain 
amplifier (VGA), voltage-controlled oscillator (VCO), and filter are needed. 
 
Figure 1.1. RF frontend for heterodyne receiver architecture. 
Due to the rapid growing trend of the RF communication systems in the recent years, the 
need for high selectivity and good control of the output signal level is an important design criterion 
in any communication systems. Fading, defined as slow variations in the amplitude of the received 
signals, requires continual adjustments in the receiver’s gain in order to maintain a relatively 
constant output signal. Such a situation led to the design of circuits whose primary ideal function 
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was to maintain a constant signal level at the output, regardless of the input signal’s variations. 
Originally, these circuits were described as automatic volume control circuits, a few years later they 
were generalized under the name of Automatic Gain Control (AGC) circuits. With the huge 
development of communication systems during the last decade, the need of the selectivity and good 
control of the output signal level became a fundamental issue in the design of any communication 
system. Nowadays, AGC circuits can be found in any system where signal’s amplitude variations in 
the output signal could lead to a loss of information or to an unacceptable performance of the 
system. The main objective of this chapter is to provide an insight of the theory of the AGC circuits 
and its major component. 
A variable gain amplifier (VGA) has a wide range of applications in wireless systems. In 
communication systems, it plays an indispensable role in receivers by controlling the incoming 
signal’s power level and normalizing the average amplitude of the signal to a reference value. This 
helps in increasing data range without giving extra burden of linearity to the front-end circuits. 
Third-order input intercept point (IIP3) is an important parameter in designing a receiver chain. It 
limits the maximum signal at the input of antenna. Thus, to increase the range of input signal, it has 
to be maximized. Also, to use VGA effectively, one has to increase its gain range as well. In 
addition to maximizing IIP3 of VGA and increasing gain range, other specifications also impacting 
VGA design choices include: noise figure (NF), power consumption, and bandwidth. These 
specifications are rarely simultaneously optimized, therefore, understanding the design trade-off 
space is necessary for a successful VGA design. In addition to these trade-offs, improvements in 
device technology performance enable new applications for Si-based systems which offer low-cost 
solutions with similar performance to more expensive technology.  
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   This thesis explores the VGA design trade-off space using Silicon-Germanium 
Heterojunction Bipolar Transistors (SiGe HBTs). The remainder of this chapter will focus on the 
SiGe HBT transistor and highlight its performance benefits. Subsequent chapters will focus on 
linearity theory and VGA design and optimization. A number of VGA designs are analyzed, and 
an understanding of device linearity performance as it relates to VGA design is explored. 
The proposed VGA uses a SiGe fully differential architecture. It includes complementary 
differential pairs with source degeneration as its input transconductor to convert the input voltage 
into current. A programmable current mirror acts as a current gain stage to further amplify the 
current and fixed load resistors to provide the linear current-to-voltage conversion at the output of 
the VGA. 
 
1.2 Variable Gain Amplifier Configuration 
The primary function of automatic gain control (AGC) is to maintain a constant signal level at 
the output, regardless of the signal variations at the receiver input. The major component of the 
AGC is a variable gain amplifier (VGA) whose gain can be dynamically varied. Thus, a VGA is 
an indispensable function block of all radio communication systems. A good VGA design with 
large dynamic range is a major factor to ease the design of AGC systems. In recognition of the 
importance of the AGC systems and VGA design, this report introduces readers to the 






1.3 Silicon-Germanium Heterojunction Bipolar Technology 
SiGe HBTs combines the speed and performance of many III-V technologies with Si-processing 
compatibility yielding a high-performance device that is readily commercially available. Since 
the first SiGe HBT demonstration over 20 years ago, SiGe HBT technology has shown an almost 
exponential growth both in terms of performance and number of commercial facilities as shown 
in Figure 1.2, [5]. SiGe technology uses band-gap engineering in the base of a Silicon Bipolar 
Junction Transistor (BJT) to enhance device characteristics. By epitaxial growing 
compositionally graded SiGe alloy as the transistor base, device parameters are decoupled 
allowing exponential “tuning” based on the Ge content.  
 




The mechanism for this tuning capability is driven by the bandgap difference between Si 
(1.12eV at 300K) and Ge (0.66eV at 300K). This difference allows the bandgap of the SiGe 
alloy to be optimized to improve transistor performance. The effect of the graded Ge in the base 
directly impacts key performance metrics such as current gain (β), base transit time (τb), cutoff 
frequency (), and maximum oscillation frequency () which couple strongly to high-
frequency amplifier performance [7]. 
A comparison of these parameters between a standard Si BJT and SiGe HBT yields an 
understanding of how Ge content can influence device performance. Assuming a linearly graded 
Ge profile (Figure 1.3), the collector current density enhancement directly relates to the β 
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Where ˜ denotes the positioned averaged quantities across the base, γ is the “effective 
density-of-states” ratio and η is the minority electron diffusivity ratio between SiGe and Si. The 
Ge profile enters the relationship through ∆"#,$%&'()* which is defined as "#,$%+, -
"#,$%0. This equation shows that as ∆"#,$%&'()* is increased, the total current gain will also 
increase. In addition, this enhancement is temperature activated through the 
/
0 term. This relative 
enhancement in β has an impact on high frequency amplifier performance in terms of gain and 
noise figure. Further analysis shows that two crucial metrics of device performance,   and  
are largely enhanced through the minimization of 1, through the addition of Ge in the base. 
Assuming a strong Ge grading scenario, equation 2 which is true for the current generation of 
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Where Wb is the base width and Dnb is the minority electron diffusivity. By increasing 
∆"#,$%&'()*, 1, is reduced. Also, 1% (emitter charge storage delay) is proportional to 1/β 
therefore resulting in a reduction of the total transit time. This can be further explored by 
examining  : 
: ; 5<  = > ? @ ?A @ 23 @ 2 @ 4B5CD? @ A?AE
 
  ( 1.3) 
 
 
Figure 1.3. Energy band diagram for SiGe HBT (dashed) compared to Si BJT (solid) biased in the forward 
active region [7] 
where gm is the device transconductance 
FGHFIJK, Cte + Ctc are the depletion capacitances 
WCB is the junction width of the collector-base(CB) space charge region, LMN is saturation 
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velocity, and rc is the small-signal collector resistance. Since  is inversely proportional to 1, 
and 1%, their reduction will increase . Also,  will improve since it is a function of  : 
:>O ; P :Q<3A3                                                                   ( 1.4) 
 
Where Cbc is the collector base capacitance, and ', is the intrinsic base resistance. By 
adjusting the Ge grading, higher base doping can be used while still maintaining a high β, 
yielding a lower base resistance and improved noise performance. These performance parameters 
point to the ability to increase amplifier characteristics such as gain and noise figure, which can 
greatly benefit VGA and system design. One of the key advantages of SiGe HBT technology is 
its compatibility with traditional Si CMOS processing. The Ge layer is grown using an ultra-high 
vacuum/chemical vapor deposition (UHV/CVD) processing step, which reduces the necessary 
thermal cycle and has fine control of the Ge profile. This process modification is typically 
included as a “plug-in module” in traditional Si CMOS fabrication facilities allowing for a high-
yielding low-cost BiCMOS technology. A micrograph of a cross-section of a third-generation 
SiGe HBT is shown in Figure 1.4. SiGe HBTs compatibility with Si CMOS processing is a key 
advantage over competing III-V technologies which are typically characterized by low to 
moderate-yielding, non-Si CMOS compatible processing. In addition, the performance 
improvements at a given technology node allow SiGe HBTs to provide cost vs performance 
advantage even over Si-CMOS. Figure 6 compares RFCMOS versus SiGe HBT relative trusted 
foundry pricing at a similar technology performance as measured by . Some relevant 




Figure 1.4. Structure of third-generation SiGe HBT (courtesy of IBM) [7]. 
 














   WE 0.50 RS 0.18 RS 0.13 RS 
      T 110 270 400 
BVCBO 10.5 V 6.4 V 5.9 V 
BVCEO 3.3 V 2.0 V 1.7 V 
  50 GHz 120 GHz 200 GHz 
 
1.4  Broadband Noise Fundamentals of SiGe HBT 
Equation 1.1-1.4 directly relate the Ge profile to improvements in β, , and τb. The ability to 
simultaneously optimize these factors allows for superior noise performance of SiGe HBTs. To 
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further understand the noise characteristics of a HBT, linear noisy two-port theory can be used to 
analyze the noise sources of an HBT. The primary sources of broadband noise in an HBT are 
base thermal noise (4kTrb), base shot noise (2qIB ), and collector shot noise (2qIC ).  
The noise parameters, Rn, Ys,opt = Gs,opt + jBs,opt, and Fmin are typically used to 
characterize the noise performance of a transistor. These parameters are defined in terms of UVW 
(equivalent noise voltage), XVW (equivalent noise current), and γ (cross correlation factor) by [16]: 
Y7 ; C75Z[:                               ( 1.5) 




7C7     ( 1.6) 
b>
7 ;  @ C7
75c:_ @P - 
5a    ( 1.7) 
 
In addition, these parameters can be related to the noise sources and fundamental device 
parameters by performing a two port analysis. As shown in [7], UVW, XVW, and γ for an HBT can be 
expressed in terms of Y parameters: 
C75 ; Z3 @ 5deA|\5|5     ( 1.8) 

75 ; 5d eA @ 5d eAg\5\g5      ( 1.9) 
h ;  5ijkl|l5|5                            ( 1.10) 
Expressing the HBT as two port device yields the following Y- parameters 
m ; > @ `n
            ( 1.11) 
m5 ; -`n3A                     ( 1.12) 
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m5 o >      ( 1.13) 
m55 ; `n3A      ( 1.14) 
 
where Ci = Cbe + Cbc. Combining equation 1.5-1.10, 1.11-1.14 yield the following results 
for the noise parameters of a SiGe HBT in terms of device parameters: 
Y7 ; 3 @ 5>      ( 1.15) 
D,]^? ; P >5Y7@ n
55>Y7 p - 5>Y7q     ( 1.16) 
BD,]^? ; n
5>Y7     ( 1.17) 
b>
7 ;  @ @P5>Y7 @ 5Y7n
5> p - 5>Y7q  ( 1.18) 
 
Equation 1.18 shows that the noise factor improves through enhancements to β, Cbe, Cbc, 
and rb which are all improved through addition of Ge into the base. For a typical third generation 
SiGe HBT, this level of performance allows for very low-noise, high-gain, and high frequency 
VGAs with low power consumption. 
 
1.5 Complementary SiGe  HBTs 
Silicon-Germanium (SiGe) Heterojunction Bipolar Transistor (HBT) technology is well-known 
to provide compelling advantages for high-frequency integrated circuit applications. A large 
number of SiGe ICs with impressive performance have being aggressively deployed by various 
companies. With the increasing demands of analog applications, such as drivers amplifiers, data 
converters, video amplifiers, cable modems, etc., complementary (npn + pnp) has emerged as an 
 
 11
important enabling technologies in the analog domain. For instance a high speed pnp transistor in 
the signal path allows the design of push-pull drivers and active loads for high-speed analog 
circuits. In addition, high-speed pnp ‘s can enhance circuit performance as drivers in the output 
stages by reducing the total supply current, thereby improving the power delay performance. 
Extensive work has been published on high high-frequency, low-breakdown voltage SiGe HBT 
technologies, using npn only transistors, and these are widely used today. Pnp SiGe HBT’s, 
however, are known to be very challenging in their design and optimization [7], and the 
successful integration of SiGe pnp’s and npn’s on chip to form a complementary SiGe HBT 
technology, has proven to be extremely challenging. Even through conventional complementary 
silicon bipolar technology have been in use for some time, only very recently have 
complementary SiGe HBT BiCMOS technology has made inroads in analog circuit design. 
Recent development in the SiGe HBT filed include the first report of a complementary (npn + 
pnp) SiGe HBT (C-SiGe) technology in 2003, rapidely followed by a C-SiGe technology with  
for both npn and pnp SiGe HBTs above 100GHz [23].   
Table 1.2: Typical npn and pnp SiGe HBT device performance parameters in BiCOM3X Technology. 
Parameter npn Pnp 
   WE  0.4 RS  0.4 RS       T 200 400 
BVCEO 5 -5.25 
BVCBO 11 -11 




 The novel complementary SiGe HBT BiCMOS technology (Figure 1.5) was developed 
and fabricated by Texas Instruments, and involve dual depositions of SiGe epitaxy (boron doped 
for the npn and arsenic doped for pnp), shallow and deep trench isolation, polysilicon emitter 
contacts with thin, interfacial oxide layers [15] . Both npn and pnp SiGe HBTs, as well as the Si 
CMOS devices, were integrated on SOI material for improved isolation. For the standard C-SiGe 
process, the npn and pnp transistor have a peak  of about 25GHz, a rstuv of 6.0 V/5.5 V and 
Early voltage of 150 V/100 V, respectively [16]. 
 
Figure 1.5. C-SiGe Technology BICOM3X [7]. 
 The historical bias in favor of npn Si BJT, compare to larger minority electron mobility in 
the p-type base of an npn Si BJT, compare to the lower minority hole mobility in the n-type base 
of pnp Si BJT. In addition, the valence band offset in SiGe strained layer is generally more 
conductive compare to npn SiGe HBT designs, because it translates into induced conduction 
band offset and band grading that greatly enhance minority electron structured Si BJT. For a pnp 
SiGe HBT, valence band offset directly results into valence band barrier, even at low injection 
which strongly degrades minority hole transport and thus, limits the frequency response. Careful 
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optimization to minimize these hole barriers in pnp SiGe HBT is required, and has in fact, 
yielded in impressive device performance compared to Si pnp BJTs.  
  
1.6 Measurement Results 
The dc characterization at ambient temperature was performed on TI’s complementary devices. 
Temperature was kept ambient. Test structures are shown in Figure 1.6. 
 





Figure 1.7. Forward gummel characteristics of SiGe complementary devices ( w ; . Zxy. 5x z>5 ). 
 




Figure 1.9. DC current gain (β) of npn and pnp in BiCOM3X. 
 




Figure 1.11. Ic vs Vce characteristics of npn SiGe HBT. 
 





Figure 1.13. Cut off frequency of pnp BICOM3X transistor [6]. 
 TI’s Bicom3x is an ideal example of improved pnp. As shown In Figure 1.13, Cut 
off frequency of pnp transistor is around 28GHz which is similar to the npn transistor.Both npn 
and pnp have cut off frequency around 25GHz, which shows a very good match between npn 
and pnp transistor. This is one of the primary requirements of push-pull circuit design. Turn on 
voltages is slightly asymmetric of npn and pnp devices. There is good amount of difference in 
inverse characteristics of complementary devices. As shown in Figure 1.10 and Figure 1.11  
breakdown voltage are not same for both type of devices. Breakdown voltage of pnp is slightly 
higher then npn, which auger well for power amplifier (PA) design. 
 In spite of the historical bias in favor of npn SiGe HBTs, complementary (npn + pnp) 
SiGe HBT technologies has recently emerged as a viable mixed-signal technology. It is very 
important to analog market and it enables a wide variety of best-of-breed precision analog 
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blocks. It can be used in many new circuit applications such as push-pull driver, current sources, 
and low noise circuits. 
1.7 Summary 
In Chapter 1, we discussed the importance of VGAs in receiver design and the benefits of SiGe 
HBT BICMOS technology for wireless applications. Through bandgap engineering by 
introducing Ge into the base of a transistor, the performance of a standard Si BJT can be greatly 
improved allowing new high frequency, low-cost, and high performance Si-compatible 
processing technology [7]. The relationship between device performance and Ge content were 
highlighted, showing how relevant parameters such as gain, noise figure, and linearity are 
enhanced. An improved pnp Si HBTs was discussed and its potential use in high performance 
analog, and wireless markets was shown. Typical third generation performance metrics were 
shown, focusing on those parameters important as VGA design. 
The remainder of this work will focus on actual VGA designs and highlight the 
performance achievable through the use of C-SiGe HBT BICOM3X technology. Chapter 2 
provides a tutorial for designing a high-linear VGA and an example VGA design. Chapter 3 
explores the methods for optimization of VGA design for a power constrained application. 
Chapter 4 explores VGA design in C-SiGe using push-pull complementary design. Chapter 5 






                                           Chapter 2 
VGA Design In C-SiGe HBT BICMOS Technology 
 
2.1 Introduction 
As shown in the previous chapter, SiGe HBT technology has remarkable broadband gain, noise, 
and linearity performance, making these devices well suited for high-frequency amplifier design. 
This chapter will start with general outline of VGA design focusing on improvement of linearity. 
The design of an amplifier requires a detailed analysis of the trade-offs involved in meeting the 
specifications. For instance, the higher the gain of the amplifier, the lower its bandwidth and the 
higher its non-linearity. Hence, selection of a particular topology is based upon the feasibility of 
the design meeting most of the specifications, as well as upon a careful consideration of the 
compromises that need to be made for certain parameters.  
 
2.2 Theory of the Automatic Gain Control System  
Ample attempts have been made to describe thoroughly and vividly AGC system in terms of 
control system theory, from pseudo linear approximations to multivariable systems [1]. The most 




Figure 2.1. AGC Block Diagram. 
The input signal is amplified by a variable gain amplifier (VGA), whose gain is 
controlled by an external signal Vc. The output from the VGA can further amplified by a second 
stage, if needed to generate an adequate level of Vo. Some of the output signal’s parameters, 
such as amplitude, carrier frequency, index of modulation or frequency, are sensed by the 
detector. Any undesired component is filtered out and the remaining signal is compared with a 
reference signal. The result of the comparison is used to generate the control voltage (Vc) and 
adjust the gain of the VGA. For low input signals the AGC is disabled and the output is a linear 
function of the input. When the output reaches a threshold value, the AGC becomes operative 
and maintains a constant output level until it reaches a second threshold value. At this point, the 
AGC becomes inoperative again. This is usually done in order to prevent stability problems at 
high level of gain [8]. 
Unpredictable incoming signal amplitudes from any possible directions necessitate an 
AGC system in almost every transceiver design of wireless systems. The need for VGA is 

















signal processing in the receiver. This makes a VGA an indispensable function block for all radio 
communications systems. The dynamic range and bandwidth of the VGA range from 20dB to -
50dB and frequency from 100MHz to 1GHz depending on particular applications [22]. There are 
various component and circuit configurations that can be used as a Variable gain amplifier 
(VGA). The primary factors that must be taken into consideration while selecting a suitable 
circuit are: desired control range of the VGA, available control voltage, frequency response, 
linearity, noise, and system configuration. 
 
2.3 Design Consideration of Variable Gain Amplifier 
In wireless communication application, the received and transmitted signals have a wide 
amplitude range depending on the instantaneous signal path and other obstructions. Hence, the 
transmitter and receiver should have capability to handle this. Thus, one of the important 
parameters of a variable gain amplifier is its dynamic range. Moreover a basic requirement of the 
VGA is that gain should exhibit linear-in-dB variation with respect to the control voltage and 
maintain good linearity over the complete range. Thus special attention is paid to the design of a 
variable gain amplifier with linear-in-dB gain control. Chapter 3 provides the description of 
operation of the designed VGA and the blocks involved.  
Prior to discussing the advancement of variable gain amplifier (VGA) by studying several 
typical circuit topologies, it will be beneficial to discuss the basic design requirements of a VGA. 




2.3.1 Linear-in-dB gain variation 
Traditionally, variations in the gain of a VGA can be obtained by varying the transconductance 
of a transistor operating in active region. An important feature of VGAs is that the gain should 
increase exponentially with the controlling voltage/current signals. This transforms into a linear 
increase in gain or a decibel(dB) scale as in Figure 2.2 below. 
 
Figure 2.2. Gain Vs. differential control voltage on a semi-logarithmic plot. 
The functional dependence of VGA gain on control voltage should be such that the loop 
gain of the AGC remains constant across the entire operating range of the controlling signal. This 
property leads to a uniform loop transient response and a guaranteed loop settling time regardless 
of input signal level. This, in turn, allows a wide dynamic range for the amplifier, as well as 
makes the settling time of the AGC constant, which is desired in any wireless receiver designs. 




2.3.2 Dynamic Range 
The dynamic range of the gain control is another important parameter of a VGA. Dynamic range 
is defined as the maximum range of input signal amplitude that the circuit can handle for given 
limits on noise for small signals and distortion for high signal. In simple words the range of 
signal power that a system can handle. The main reason for a large dynamic range in gain is the 
need for low noise figure and low 3
rd
-order (IM3) distortion.  Finally a large input dynamic range 
of VGA is also required so that incoming signal received will not be distorted due to clipping or 
attenuation [11]. 
 
2.3.3 Higher Bandwidth product 
Motivated by the tremendous growth in RF electronics, a good design of VGAs should posses a 
high and constant gain over a wide region of operating frequencies. Higher gain can be easily 
obtained by cascading several stages, but this also means and increases in noise level per stage 
and eventually causes harmonic distortion of the complete circuit. Thus, an extra output stage is 
often added to existing VGAs to obtain better high frequency response, while still maintaining 
high and precise trans-resistance. Another viable solution to date is the development of BICMOS 
process which combines the high-integration feature of CMOS technology and is also capable of 




2.3.4 Low Noise 
Noise processes generate incoherent signals, and collectively, do so over a frequency range. In 
any electrical circuit, signals are subject to degradation and corruption due to the negative effects 
of physical interaction between travelling electrons. A measure of input noise corruption relative 
to output noise corruption is called the noise factor (F), if measured in decibels it is known as the 
noise figure (NF). The VGA is usually used at high frequencies where any noise results in 
spectral impurity of the frequency band. Hence, a VGA should be designed with minimal noise. 
In order to reduce the noise contribution from the following stages, the maximum gain of the 
VGA is maintained larger than unity and is typically around 8dB at maximum gain.   
 
2.3.5 Low Distortion and Intermodulation 
While many analog and RF circuits are approximated with a linear model to obtain their 
response to small signals, nonlinearities often lead to harmful phenomena. If a sinusoid is applied 
to a nonlinear system, the output generally exhibits frequency components that are integer 
multiples of the input frequency. The resulting higher order frequency terms, called harmonics, 
cause distortion in the output. While harmonic distortion is often used to describe the 
nonlinearities of analog circuits [11], certain cases require other measures of nonlinear behavior, 
such as intermodulation distortion. A commonly used measure of linearity is the third order 
intercept point (IP3). This measure describes the real-world scenario of having two input signals 
spaced relatively close together on the input frequency spectrum, one being the desired signal in 
the channel of interest and the other being the undesired interfering signal from the adjacent 
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channel. Most critical are third-order intermodulation (IM3) products that occur at 2|/ - }W 
and2|W - }/. If the difference between |/ and |W is small, the components at 2|/ - }W 
and 2|W - }/ will appear very close to the original signals. These unwanted signals may 
cause errors in the detection of the wanted signals. Since a VGA is used to provide a linear 
control in gain in RF receivers, it should have a high linearity and low distortion [10]. 
 
2.4 Concept in Variable Gain Amplifier Design 
This section discusses the development of VGAs in the past in terms of design criteria and 
performance. A differential pair is the main core of any VGA configuration. Hence, the base-
driven and emitter-driven pair is analyzed before studying advanced configurations. The inherent 
exponential property of collector current with the input voltage of bipolar junction transistor 
makes them and obvious choice to attain a linear-in-dB gain variation.  
 
2.4.1 Exponential property of single HBT 
In a HBT the ac-collector current, ic, depends on the base-emitter voltage, s~u, by an 
exponential relationship of form 
e @ 
A ; e	.  pBC3 q      ( 2.1) 
In which 
t is the dc collector current 
 is the collector saturation current, 
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s~uis the dc base-emitter voltage, and 
s ; .  is the thermal voltage. 
For small U,% the exponential can be expanded in U,% and after rearrangement equation 2.1 
becomes 

A ; >. C3.  @ 5 pC3 q @  pC3 q
5 @    ( 2.2) 
The first-order coefficient & is given by 
> ; e          ( 2.3) 
Where &is the small signal transconductance of the transistor. Consequently, gain can 
be varied by changing t. The higher order terms in equation 2.2 are due to exponential 
nonlinearity and give rise to signal distortion, commonly measured in terms of harmonic 
distortion (HD), and intermodulation (IM). Under low distortion the power series in equation  2.2 
converges rapidly so that only the second and third order terms need to consider. The distortion 
is then given by following equation. 
ey ; Q pC3^ q
5
        ( 2.4) 
Here U,% is peak value of U,%. Series base and emitter resistances in the transistor linearize the 
exponential relation between t - s~u and thus reduce the didtortion. This corresponds however 




2.4.2 Cascode amplifier 
Similar gain can be obtained by using cascode stage at a significant lower power consumption 
level [18]. Another advantage of cascode stage is the reduction in miller capacitance, which 
results into increasing bandwidth. 
 
Figure 2.3. Cascode single ended amplifier design. 
 When this topology is implemented in a VGA, we have few choices for varying gain. 
Bias voltage at UV can be a choice, but it causes high amount of non linearity into the circuits, 
which further results into lower IIP3. Output load may be the other choice, but output matching 
degrades when load resistance varies. To compensate matching, an extra buffer stage can be 
added, but this will increase power consumption of the circuit. The third viable option is by 
varying & of the base transistor. This technique gives wider gain range, but has a limitation in 
terms of linearity. As we reduce transcondutace of cascode transistor, circuit moves into more 
non-linear region as the bottom transistor moves toward saturation. To overcome this problem, 

















 This normally results in a better frequency response of the cascode structure as compared 
to a simple common-source amplifier. A disadvantage of the cascode structure is its limited 
output voltage swing, as a result of which it is not used frequently in low voltage applications.  
 
2.4.3 Base Driven Differential VGA 
The input signal U is applied between the bases of a differential pair, and the control signal is 
applied at the coupled emitters as shown in Figure 2.4. The large values of even-order distortion 
in the single transistor can be balanced out by applying the input signal U between the bases of a 
matched pair. Varying the common-emitter current u changes the gain. 
 
Figure 2.4. Base driven variable gain pair. 
If T  1, signal output current XWis given by  

A5 ; e.  O^C
-




















Under low-distortion conditions equation 2.5 can be expanded in U and becomes 
 
A5 ; - Z>C
  - 5 pC
q
5     ( 2.6) 
In which, & ; GI. The second order term is zero. The third order terms yields  
 ey ;  pC
^q
5
      ( 2.7) 
Where pIq
W
is the peak voltage of U [11].  
In practice, small mismatches between transistors cause some second-order distortion. 
However, since collector currents X/ and XW have an opposite phase, a differential output can be 
taken which significantly improves the rejection of even-order distortion. As for single transistor, 
the presence of base and emitter resistance linear the transfer characteristic so that the available 
gain variation is exchanged for distortion reduction. The base-driven pair is thus able to suppress 
even order distortion but decreases the odd order distortion by a factor of only 1.4 compared to a 
single transistor. A significant improvement in distortion performance can be obtained by 
applying the signal input as a current via the current source of the differential pair [18]. 
 
2.4.4 Emitter-driven variable Gain Pair 
Interchanging the position of input signal and gain control signal in the base-driven pair, results 




Figure 2.5. Emitter driven variable gain pair. 
Input current u @ X, in which X represents the AC signal level, feeds both transistors in parallel. 
DC control voltage, s~, determines the fraction of the input current that flows in the second 
transistor and develops output voltage sv. At low voltage frequencies, the signal output 
current XW is readily found from above equation and is given by 

A5 ; e
O^B       ( 2.8) 
Since equation is linear in input current, no distortions occurs so that the emitter-driven 
pair is far superior to the base-driven pair. However the input signal must be available as a 
current. The required voltage-current conversion implies a tradeoff between circuit gain and 
distortion. Thus the distortion actually present in XW is never zero but can be made very low at 























Whereas the presence of base and emitter resistance improves the distortion performance 
of base-driven pair, it has a deteriorating effect for the emitter-driven pair. Inclusion of base 
resistance '~/ and '~Win the transistors of Figure 2.5 gives the circuit equation 
eA p @ q @ eA5 p @ 5q ; e @ 
         ( 2.9) 
Which shows that the collector currents are linear in I, but when the drop across the base 
resistances is also taken into account the output current ratio becomes, 
eAeA5 ; O^ B -  pB.eA - B5.eA55 q      ( 2.10) 
In which / and W represent total collector currents. The equation 2.10 is nonlinear if 
the voltage drops across the base resistances are different [11]. Maximum current gain (0-dB 
attenuation) is achieved for high negative value of s~. Almost all of current flows in the 
transistor Q2, which thus, acts as a current-driven common base stage. As a result, there is no 
distortions when T is assumed indepent of current. This is also seen from equation 2.9, / is then 
negligible in equation 2.9 and W is linear in current. When both transistors carry the same 
current the exponential in equation 2.10 equals unity. Voltage s~ is zero. Current / and W are 
equal and again linear in current. Thus, there is no distortion at an attenuation of 6 dB. For 
attenuation nearly all the current flows in transistor Q1. Voltage s~ is both positive and large 
compared with respect to s. The ac voltage drop across the base resistance of the current-
carrying transistor causes distortion in the attenuated output current. The intermodulation in this 
case is given by [11]. 
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ey ; yQ . 
^5 
y      ( 2.11) 
Where '/ ; J .GK/¡ .I 
All the basic variable gain amplifiers consist of a quadruple of transistors formed from 
emitter-coupled pairs. Thus, it is worthwhile to examine the noise sources of emitter driven pair. 
For the emitter driven pair of Figure 2.5, six noise sources have to be considered; thermal noise 
and shot noise in each transistor, and also the thermal noise associated with resistances ¢u, ¢~ 
and ¢t. At full gain, the pair behaves as a cascode amplifier with gain  £¤£¥. The total noise output 
is low and is mainly due to transistor Q3 and the resistance ¢#. However, at half gain, the current 
in transistors Q1 and Q2 are equal, and the noise due to the base resistances of Q1 and Q2 causes 
a large output noise peak with a value given by  
 ; ¦. B @ B5. ∆:. e.Y§ >D     ( 2.12) 
 
where s is the thermal voltage and ∆ represents the noise  power bandwidth. For 
increasing attenuation, the current in transistor Q2 decreases such that the contribution of the 
base resistance noise at the output decreases proportionally. If the pair current  is very low, the 
base resistance noise peak given by equation 2.12 may become lower than the shot noise of Q2 
(which decreases only as ¦u), or lower than the noise output ¢¨ and ¢,, which does not depend 
on u. This is only true for lower value of u at which wide band performance is hard to obtain. 
As a consequence, higher current ar usually chosen, and the maximum noise peak is thus entirely 
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due to the base resistance in the pair. It is given by above equation and occurs at half the 
maximum gain [12].  
The excellent properties of an emitter-driven pair are realized in the advanced VGA 
topologies such as the ACG amplifier, the multiplier, the Gilbert’s variable gain quadruple, and 
variable-& cell. The use of a balanced quad arrangement results in cancellation of the second-
order distortion of the emitter-driven differential pair discussed previously. 
 
2.5 Automatic Gain Control Amplifier 
An AGC amplifier, also called the signal-summing VGA is advantageous in terms of low-noise 
and low distortion characteristics. The circuit employs a base-driven pair with emitter 
degeneration as a differential current source as shown in Figure 2.6. 
The signal-summing VGA can also operate at high frequency, because the gain control 
stages common base transistors. However, there remains unusable gain-control range of about 20 
dB around the maximum gain in linear-in-dB VGAs of this type. This is because the current gain 
(©G) dependence on the gain-control signal is given by the following expression. 
 we ; e]ª?e
7 ; >>>5 ; O^B      ( 2.13) 
Where &/ and &W are the transconductances of Q1 and Q2, respectively. The current 
gain is approximately an exponential function only for *«¬ pIJIq  1. This condition requires the 
VGA to operate with a 20-dB headroom from the maximum gain. This damages the noise 




Figure 2.6. Simplified circuit of signal summing (AGC) amplifier. 
As the AGC quad shown in Figure 2.6, is formed by balancing two emitter-driven pairs, 
even-order distortion is absent for perfectly matched transistors. Odd-order components 
however, add up. For high dynamic range, the AGC amplifier exhibits the lowest distortion and 
is thus, the best choice. The presence of emitter resistance ¢u, or an arbitrary increase in it, 
decreases the distortion, and also the maximum current gain.  Consequently, a tradeoff has to be 
made between the gain and distortion while choosing emitter resistance ¢u [11]. 
The noise output power of the AGC quad is simply twice that of the emitter-driven pair. 
At maximum gain, the amplitude of the input signal reaches its lowest value. Whereas at the half 



























output signal-to-noise ratio ­v/®v is minimum. For higher input signals, the attenuation 
increases, and so does ­v/®v until it levels out because of the noise from RL. Thus, for a specific 
minimum requirement in ­v/®v over the whole dynamic range, only the amount of noise at the 
half maximum gain has to be examined. Under all other gain conditions, ­v/®v is higher and 
automatically satisfies the requirement. 
For AGC amplifier at high frequencies, the noise contributions from RL, Q1, and IC4 
remain approximately constant, but the noise output voltage due to a '~ decrease with a slope of 
20 dB/decade above the -3 dB frequency. In first order analysis, noise generation at high 




In this chapter, we have discussed various design techniques of a VGA design. The advantage of 
these techniques is the ability to achieve linear-in-dB gain-control voltage relationship. These 
simple designs can provide wide gain range. However, above circuit designs have reflected 
lower IIP3 and hence, lesser dynamic range of overall system. Another drawback of above 
design technique is that at lower input power linearity decreases. 
 In the following chapter, we will focus on a very high linear VGA design. We will 
incorporate the idea of linearity enhancement using resistive degeneration in our design. We will 
show how resistive degeneration helps in enhancing linearity. We will also discuss how 
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complementary design can provide high linearity at lower power consumption using higher order 





          Chapter 3 
Design of Variable Gain Amplifier 
 
3.1 Introduction 
For communication application at radio frequencies, it is often advantageous to be able to vary 
the power level to minimize interference problems and maximize battery life of portable 
products. Thus the variable gain amplifier (VGA) in mobile transmitter plays a crucial role in 
optimizing system performance. Since multiple users can operate in closely spaced frequency 
channels, the transmitter gain has to be regulated so that equal power is received at the base 
station from each user. To vary the transmitter gain, linear-in-dB variable gain amplifier (VGA) 
is required in the transmit path. There are two options in realizing highly linear wide-gain- range 
VGA. One is digitally controlled VGA which is comprised of a series of switchable gain stages 
to adjust the gain discreetly. The other is an analog linear-in-dB VGA which uses a variable 
transconductance or a variable resistance controlled by an analog gain-control signal. Analog 
control is preferred because it provides a continuous gain control and needs only one gain control 
signal line [22]. 
. In the preceding chapter, VGA design techniques were examined. In this chapter those 
techniques will be applied in order to design a VGA with analog gain-control signal. The gain 
control is linear-in-dB. It is a challenge to design an integrated circuit amplifier that operates at 
RF frequencies and simultaneously has high gain, good input and output matching, low noise 
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figure, high IIP3, sufficient stability and isolation in a particular package. The design of VGA is 
based on the following specifications: 
Table 3.1. VGA specification. 
Parameter Specification 
Gain Range  -7dB to 14dB 
Bandwidth 400MHz to 1GHz 
Noise Figure 6dB @ Maximum Gain 
IIP3 15dbm 
 
 These strict IIP3 requirement demands a system with a very good linearity. In the next 
section, the design of high IIP3 VGA is presented. 
 
3.2 Gain Stage  
The critical issues to be considered when designing an amplifier for radio frequency applications 
are: input and output matching, bandwidth, stability, noise and linearity. Single stage SiGe HBT 
amplifiers at high frequencies are analyzed below to make a proper choice for the VGA. 
• A common–emitter amplifier provides a high gain, high output impedance and 
moderately high input impedance and low noise. The -3dB frequency of this 




• A Common-base amplifier has low input impedance, high output impedance, 
approximately unity current gain and wide bandwidth. The effect of large load resistances 
on the frequency response of the common-base stage is much less than that in the 
common-emiiter stage. It exhibits higher linearity and greater reverse isolation compared 
to common-emitter stage but has relatively high noise figure. 
• A Common-collector amplifier or Emitter-follower provides low gain, large bandwidth, 
high input impedance and low output impedance. However, the frequency dependence of 
the terminal impedance may limit the useful bandwidth. It provides good linearity but 
higher noise figures compared to common-emitter stage. 
 The above analysis helps in designing an RF VGA utilizing the merits of different 
configurations as follows: A common emitter stage preceded by an emitter follower improves the 
IIP3 compared to cascaded common emitter stages. Placing a diode across the base-emitter 
junction of the emitter follower improves the stability and noise figure, and allows a better IIP3. 
This also defines the input impedance more predictably than a simple common emitter stage 
preceded by an emitter follower. The cascode transistor at the output of common-emitter stage 
increases the reverse isolation. 
 
3.3 Differential VGA Design and Simulation  
Keeping the above specifications in mind, a fully differential SiGe VGA has been designed as 




Figure 3.1. Fully differential VGA. 
3.4 Frequency analysis 
The RF input to the gain stage can be considered to be applied at the base of the bottom transistor. 
Thus, the RF amplifier circuit given in figure 3.1 can be simplified as shown in figure3.2 which 
results in a cascode amplifier. The cascode connection is a multiple-device configuration that is 
useful for high-frequency applications. It consists of a common-emitter stage driving a common-





Figure 3.2. Simplified schematic of the RF amplifier-cascode amplifier. 
 
Transconductance 
Since the current gain from the emitter to the collector of Q6 is nearly unity, the transcondance of 
the circuit from input to output is the transconductance of only the common-emitter stage with 
emitter degeneration. 
> ¯ >y>yYy      ( 3.1) 
Where &°is the transconductance of Q3. 
Assuming that the output resistance of the cascade circuit is larger than ¢¨, the voltage 
gain of the circuit can thus be written as  
C]C
 ¯ ->Y§        ( 3.2) 
 
Input Resistance 
















7 ; <y @  @ Yy     ( 3.3) 
 
Output Resistance 
The output resistance can be calculated by shorting the input to the ground and applying a test 
signal at the output. Then the circuit becomes identical to a common-emitter stage with emitter 
degeneration. Therefore, the output resistance is  
Y± ; ±². _ @ >y.±>y.±± a     ( 3.4) 
Where Tvis small-signal current gain. If &°. 'v°  Tv and Tv  1  
Y± ¯ ±. ±      ( 3.5) 
The cascade amplifier is useful at high frequencies because the load for transistor Q3 is the low 
input impedance of the common-base stage. This makes the Miller effect multiplication factor 
much smaller. Since the common base has a wide bandwidth, the cascade circuit overall has good 
high frequency performance. Other useful characteristics include the small amount of reverse 
transmission and high output resistance.  
 
3.5 Gain Control Stage 
The goal for the gain control circuit is to have the same change in control voltage results in 
proportional change in decibel gain at any signal level. This implies that a linear-in-dB gain 
control characteristics is required. A linear change in the voltage between the bases of a 
differential pair of transistors changes their current ratio exponentially. As described by Coffing 
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[22], this behavior is used to design the gain control circuit with linear-in-dB gain variation. 
 
 
Figure 3.3. Conventional gain control circuit. 
A conventional method of implementing the gain-control circuit is shown in Figure 3.3. 
This is the same as the emitter–driven pair explained in previous chapter. The signal current 
through Q3 is switched between the differential pair Q1-Q2. The signal is thus split between the 
two transistors with the collector current from Q2 being used as the output, while the collector 
current from Q1 is shunted to the supply. A voltage st between the bases of the transistors 
determines the output current and thus the gain or attenuation of the circuit. The gain-control 
characteristic can be found by solving the ratio of tW/t°. The current tW is the current at the 
output, and t° is the bias current at the input. Their ratio describes the gain-control function. As 
explained below, the ratio of currents in two transistors is an exponential function of their base-

















base-emitter voltage by the following equation. 
 e ; e5. O^ pB q         ( 3.6) 
Where W is the saturation current and s is the thermal voltage. Then the ratio of the two 




; p³´µ5 ³´µ³¶ q ; p³·³¶q    ( 3.7) 
The input bias current t° is the sum of the two differential pair currents. 
ey ; e5 @ e       ( 3.8) 
Solving for the gain control characteristic gives 
e5ey ; e5e5e ; ee5 ;

O^! 
      ( 3.9) 
Whereas, ideally the desirable gain-control characteristic should be linear-in-dB over the 
entire gain-control range, which corresponds to  
e5ey ; O^pq       ( 3.10) 
The exponential characteristics of the current ratio of two transistors can be used to create 
a true linear-in-dB characteristic for the current ratio between one transistor and the tail current as 
shown in Figure 3.3. Thus a truly linear-in-dB gain control is achieved. It is advantageous to use 




3.6 Linearity enhancement using resistive degeneration 
Even with higher power consumption, linearity performance as demanded by the specification 
could not be obtained. To overcome this issue, a degeneration resistor was added at the bottom of 
transistor, where RF input is applied. The principle behind linearization is to reduce the 
dependence of the gain of the circuit upon the input level [18]. This usually translates into making 
the gain relatively independent of the transistor bias currents. The simplest linearization method is 
emitter degeneration with a linear resistor as shown in Figure 3.4. For a common emitter stage 
and discussed in the previous chapter, degeneration reduces signal swing applied between the 
base and emitter of transistor, thereby making input and output characteristic more linear [18]. 
From another point of view ¸ can be written as 
> ; >>Y        ( 3.11) 
which for large &¢u  approaches 1/¢u , an input independent value. Note that the amount of 
linearization depends on &¢u rather then ¢u . With a relatively constant ¸ the voltage gain 
¸¢¨ is also relatively independent of input. 
 















Resistive degeneration presents trade-offs between linearity, noise, power dissipation, and 
gain. A differential pair can be degenerated as shown in Figure 3.5. Current uu flows through the 
degeneration resistors, thereby consuming voltage headroom of uu¢u/2, an important issue if a 
high level of degeneration is required 
 
Figure 3.5. Degeneration apllied to differential amplifier:schematic 1. 
 
Figure 3.6. Degeneration apllied to differential amplifier:schematic 2. 











































slightly higher noise because the two tail current sources produce differential error [18]. The 
differential error occurs because it does not see equal impedance from both sides because in one 
side it see emitter where as on the other side it gets 2¢u . Figure 3.6 includes differential pairs as 
its input trans-conductor to convert the input voltage into current. A programmable current mirror 
acts as a current gain stage to further amplify the current and fixed load resistors provide the 
linear current-to-voltage conversion at the output of the VGA. This differential structure helps in 
reducing the 2
nd
 harmonic distortion. Bias current in the input transistor remains same, even if 
trans-conductance of the cascode transistor varies. Thus the transistor behaves in linearly, even if 
the gain of the VGA is decreased. Thus, IIP3 of -3dbm can be achieved using this topology. 
However to increase linearity further a novelty is required. High IIP3 has been achieved by 
adding degeneration resistance at the input trans-conductance stage. This has a tradeoff of gain 
and linearity. Degeneration resistance reduces the maximum gain, and hence reduces the gain 
range. However this tradeoff can be exploited carefully in VGA design. 
3.7 Amplifier Layout 
The layout is shown in Figure 3.7. The layout of VGA was kept as compact as possible to 
minimize parasitics. The metal interconnects in the signal path were kept short to minimize RC 
delays. On-chip decoupling capacitors were added to prevent spurious power supply oscillations 




Figure 3.7. Layout of degenerated VGA. 
 
3.8 Simulation Result 
Core of the variable gain amplifier, shown in Figure 3.8, was designed using TI’s BICOM3X 




Figure 3.8. Core of variable gain amplifier. 
The designed VGA (Figure 3.8) has been simulated with 50 ohm load and source 
resistance. As shown in Figure 3.9, gain is flat upon few GHz. Our bandwidth requirement was 
400MHz to 1GHz, which has been achieved quite comfortably. Linear-in-dB gain control was 
achieved as shown in Figure 3.10. This has been possible due to exponential I-V relationship of 
SiGe HBT. It gives a wide range of gain from -65dB to 20dB.  It consists of a differential input 
amplifier feeding a double differential current divider.  Variable gain is achieved by adjusting the 
control voltage (Vcon), thereby varying the signal current fed to the resistive load.  The amplifier 
achieves 70dB of linear-in-dB gain range up to a maximum of 20dB gain (Figure 3.10) and 



































Figure 3.9. Frequency response of VGA. 
 
 









































Figure 3.11. IIP3 of variable gain amplifier. 
 
 























































Figure 3.13. Input and output matching of variable gain amplifier. 
A noise figure of 4dB, which remains within the requirements of the receiver chain, has 
been achieved(Figure 3.12) at maximum gain.  Emitter lengths of 1.70µm were used for the input 
pairs, while the devices in the current divider were sized with a ratio of roughly 4 to 1 to improve 
gain linearity. With this architecture, IIP3 achieved was -7dbm, which is less then the required 
IIP3. To improve IIP3 we have introduced degeneration as shown in Figure 3.14. It has been 
discussed in detail in previous chapter how degeneration improves linearity. As value of the 
degeneration resistance increases IIP3 increases and gain decreases. Hence we have exploited 
gain vs linearity trade off. It has been summarized in Table 3.2. As degeneration resistance ¢u 
increases gain decreases and linearity increases. Thus a linearity of 15dbm can be achieved using 


























Figure 3.14. core of variable gain amplifier with degeneration. 
Table 3.2. IIP3 and gain vs degeneration resistance. 




Resistive degeneration  
(4 ohm) 
15 4.88 






































Figure 3.15. IIP3 of variable gain amplifier using degeneration resistance of 8ohm. 
 
3.9 Summary 
 In this chapter, analysis and design of a linear SiGe HBT VGA have been presented. This VGA 
demonstrate very high IIP3. The designed VGA is well suited for wide range of applications 
such as wireless communication in GSM and mobile technology. A designer has many options of 
choosing gain and linearity for their VGA design, depending on system requirements. This VGA 





































Integrated complementary npn/pnp transistors add new dimensions to the application base of 
heterojunction bipolar transistor (HBT) technology. Power consumptions can be reduced and 
circuit performance and efficiency can be improved using complementary HBTs. One such 
example is the use of active loads, which can replace load resistors of differential pair stages in 
operational amplifiers. This would reduce voltage supply required, and increase the voltage gain 
of differential stage [16]. 
Another application of complementary HBTs is for high efficiency push-pull amplifiers. 
This can be realized without the need for complex transformer circuits to implement 180º 
baluns. The push-pull amplifier is a basic building block of many bipolar applications, including 
output stages in operational amplifiers, oscillators, and power amplifiers which need to 
efficiently drive low impedance load [20].  
As in low frequency circuits, the availability of high performance pnp HBT’s will make 
the high-efficiency complementary microwave amplifier implementation feasible. In contrast to 
conventional push-pull amplifiers using an identical device type for each type of amplifier, a 
complementary amplifier does not need an external 180 degree phase shifters (or baluns) for high 
efficiency class AB push-pull amplifier, since the required phase reversal can automatically be 
achieved by using complementary pnp/npn HBT pair [20]. The development of high-
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performance, complementary push-pull amplifier at microwave frequencies has been hampered 
by the lack of matched high-performance pnp HBTs. In BICOM3X process they are well 
matched in terms of cutoff frequency and phase delay. The push-pull operation also helps to 
cancel 2
nd
 order harmonics at the output [20]. 
  
4.2 Circuit Design 
The circuit diagram shown in Figure 4.1 is core of the complementary variable gain amplifier. It 
has two signal path, one is coming from npn common emitter amplifier, and the other is from 
pnp common emitter amplifier.  
 
















































Both paths has been designed in such a way that they keep phase shift to a minimum. It 
helps in increasing output power and reducing cross over distortion. It needs two separate control 
voltage in order to vary gain. These control voltage need to be very specific in order to get the 
benefit of higher order harmonics cancellation. Higher order harmonics are cancelled when both 
signals path have same gain from both paths. If the gain does not match i.e. control voltage is not 
accurately managed then the benefit of push-pull operation is not fully realized. In this design 
variable gain has been achieved by varying mos resistance [17]. Nmos transistor was kept in 
linear region. 
4.2.1 MOS as Linear Resistor 
In this design variable gain has been achieved by varying mos resistance [17]. Nmos transistor 
(Figure 4.2) was kept in linear region of operation. Since mos is operating in linear region, drain 
current » can be given by 
e6 ; z7]O 4§ ¼	 - ½6	 - 56	5 ¾    ( 4.1) 
Where s$ - s¿ is the “overdrive voltage” and W/L the “aspect reation”. If s»  À  s$ - s¿, 
then device operates in “linear region”[18].  
  










Above equation is the basic of mos behavior in deep triode region [18]. If s»  À  2s$ - s¿, 
e6 o z7]O 4§ 	 - ½6	     ( 4.2) 
Clearly drain current is linear function of s». The linear relationship implies that the path from 
the source to drain can be represented by a linear resistor equal to 
Y]7 ; z7]O4§ 	 ½      ( 4.3) 
A MOSFET can therefore operate as a resistor whose value is controlled by the overdrive 
voltage [18]. 
 
4.2.2 Linear Gain-Control Relationship 
As shown in Figure 4.1, using equation 3.12 and 4.3, ¸ can be given as 
> ; >>Y       ( 4.4) 
When &¢u  1, then 
> ; Y       ( 4.5) 
Here ¢u is resistance of mos from source to drain as given by equation 4.3. Using value of ¢u 
> ; z7]O 4§ 	 - ½     ( 4.6) 
Here s$ is control voltage, and when st ; s$  s¿, 
> ; z7]O 4§  ³·       ( 4.7) 
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Thus voltage gain can be expressed as 
C
7 ; >Y§       ( 4.8) 
C
7 ; z7]O 4§ Y§ ³·      ( 4.9) 
Thus voltage gain U#V is linear function of control voltage U. 
4.2.3 Harmonic Cancellation 
As shown in Figure 4.1, there are two paths of output from input. One path contains gain from 
npn and other from pnp. If both gain values are close, then their 2
nd
 harmonics at output are out 
of phase and they cancel each other. Gain from npn is controlled by U/ and pnp gain is 
controlled by UW. For harmonic cancellation U/ and UW are need to be of very specific value. 
4.2.4 Amplifier Layout 
The layout is shown in Figure 4.3. The layout of VGA was kept as compact as possible to 
minimize parasitic. The metal interconnects in the signal path were kept short to minimize RC 
delays. The layout of complementary signal paths were kept symmetrical to obtain matching 
delays in these signal paths. On-chip decoupling capacitors were added to prevent spurious 
power supply oscillations from coupling into the circuit. The pad-limited chip area is 0.9 SSW.  
 
4.3 Simulation Result: 
One of the features that separate this VGA is that it offers linear absolute gain rather the linear-
in-dB gain. It offers a gain range from -7 dB to 12 dB. Also the absolute gain has linear 
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characteristics as shown in Figure 4.4. Another aspect of this design is that its linearity increases 
as gain decreases. Clearly, VGA will work in low gain mode when it receives higher input 
power. The VGA delivers high linearity in low gain mode, as required by high input power level. 
 
 
Figure 4.3: Layout of complementary VGA. 
 






















 Output spectrum has been plotted in Figure 4.5. If control voltage is precisely controlled 
to cancel third harmonics, it results into very high IIP3 at lower power consumption. One 
important note is that if control voltage is not precisely controlled then it does not improve the 
IP3 performance of VGA design. Certainly in such scenario one do not get advantage of 
harmonics cancellation in IP3. Another aspect of this design for linearity is that its IP3 increases 
as gain of circuit decreases. This can be understood from the fact that as resistance increases gain 
decreases, and hence linearity increases. Noise performance of this circuit is also excellent 
(Figure 4.6). At maximum gain noise figure is less then 3.5dB. Such a good noise figure was 
achieved because of C-SiGe HBT devices, which has excellent noise performance [16].  
 








































Figure 4.6. Noise figure of C-SiGe VGA. 
 
4.4 Summary 
In this chapter, analysis and design of a linear complementary SiGe HBT VGA have been 
presented. This VGA demonstrates very good linearity at lower power consumption. Higher 
order harmonic cancellation technique was for the novel VGA design. The designed VGA is well 
suited for wide range of applications such as wireless communication in GSM and mobile 





















                                              Chapter 5 
Summary 
 
5.1       Conclusions 
As we have demonstrated in this thesis, SiGe HBT VGAs have the capability to meet the 
demanding needs for future generation wireless system. Combining the performance 
improvements of the SiGe HBT with high IIP3 VGA design and optimization schemes yields a 
very good performance, capable of achieving 15dbm IIP3. Throughout this thesis, we have 
presented a thorough analysis of VGA design and optimization, providing both simulated and 
measured results and a framework for understanding the design trade-offs and optimization 
schemes required for these designs. 
   In chapter 1, we reviewed the importance of VGA in wireless communication system and 
their impact on receiver performance. The benefits of SiGe HBT technology were introduced and 
linearity related characteristics were highlighted. We analyzed gain and linearity in SiGe HBT. 
   Chapter 2 concentrated on VGA design and introduced basic design of amplifier. Various 
techniques of achieving variable gain have been explored. Linearity related parameters were 
highlighted. We end this chapter with an example of a fully differential VGA using SiGe HBT 
technology.  
 In Chapter 3, we used a modification of the previous technique to present a design for 
high IIP3 VGA’s. The design process, simulation, and layout for this SiGe HBT VGA were 
presented and shown to have good performance. However such a high IIP3 was difficult to 
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achieve with the traditional design due to nonlinearity contribution from device. Simulation 
results have been presented and shown to satisfy all the given specifications. 
 In Chapter 4, we presented a complementary VGA. We applied the idea of push-pull 
operation in VGA design.  The design process, simulation and layout for this SiGe HBT VGA 
were presented and shown to have good performance. It offers us high IIP3 at lower power 
consumption. However it does not have linear-in-dB gain control.  
 In Conclusion, we present a thorough analysis of various aspects of SiGe HBT VGA 
design. The aim of the analysis presented herein was to provide designers with the fundamentals 
of designing SiGe HBT VGAs. Both relevant design and simulated results were presented. 
Through these designs and examples, we highlight the potential of using SiGe HBT technology 
to develop the next generation of wireless and communication systems.  
 
5.2 Future Work 
This thesis provides a general overview of VGA design, and provides some concrete example of 
linear VGA design and their simulated results. There are many opportunities to extend this 
research to new areas and further understand both SiGe HBT linearity performance and VGA 
design. Some of these new opportunities include: Current reuse push-pull VGA design, better 
gain control relationship, and low power VGA design.  
 Linearity can be further be increased by understanding, and cancelling higher harmonics 
term using complementary devices in differential mode. Currently dynamic range enhancement 
is a very active research area in wireless communication. A Linear VGA design has been 
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explored in SiGe HBT BICOM3X technologies. However, additional research could provide 
more insight into device and circuit optimization, dynamic range improvements, decreased 
power consumption, and increased bandwidth. 
 Immediate step of this work would be to measure the fabricated. Linearity measurement 
of differential amplifier is going to be the big challenge for future work. Also for complementary 
VGA, control voltage need to be very precise for complementary VGA design. SiGe HBT VGA 
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